I. INTRODUCTION HE EXISTENCE of DX traps in the Si-doped T A 1 , G a -,As layer is widely known to be the origin of performance degradation in A1,GaI -,As /GaAs HEMT devices and circuits. The major detrimental effects include low temperature current collapse [ 11, low frequency noise [2] , device threshold voltage shift [3] and remarkable "slow" current transients when a device is subject to a gate or drain voltage pulse [4] . Previous experimental study has also shown that deep traps may result in the hysteretic characteristics in the input-output voltage transfer function and a significant variation of the output pulse width in a string of direct coupled FET logic (DCFL) inverters [5] . Such phenomena may impose a severe limitation on full utilization of DCFL HEMT technology in high precision analog and certain digital applications.
Recently, GaAs source coupled FET logic (SCFL) has been proposed because of its tolerance to device threshold voltage and better driving capability [6] , [7] . In this paper, we intend to evaluate the DX trap caused performance problems in the SCFL HEMT inverters and to make a comparison of the slow transient effects in the DCFL and SCFL inverters. Since the current HEMT SPICE models do not include the DX traps, a mixed level device and circuit simulation is proposed to combine circuit simulation with a complete description of DX trap physics in the HEMT devices.
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slow transient phenomena.
(1)
where Ndd is the concentration of the DX centers, n, is the electron concentration in the shallow donor states, and nc is the electron concentration in the conduction band. c, and en are the electron capture rate coefficient and the emission rate coefficient respectively. In this analysis, the DX rate equation is first evaluated at each time step to obtain the electron occupation of the DX traps in the AlGaAs layer. The distribution of the ionized DX centers is then used in the Poisson equation at each cross-section x = xi of a device.
where +(xi, y) is the electrostatic potential, Nsfd(xi, y) is the ionized shallow donor concentration, x is in the channel direction and y is in the direction perpendicular to the channel. xi denotes the ith cross section. In order to derive the two-dimensional electron gas (2DEG) distribution at each x i , the quantization effects of the 2DEG in the GaAs quantum well are calculated from the Schrodinger equation:
where 27rh is the Planck constant, e, is the nth eigen-state energy, J/, is the nth state wave-function, V,(y) is the heterojunction conduction band discontinuity and Vex(xi, y)
represents the local exchange-correlation potential [8] .
The readers should be reminded that (2) and (3) have to be solved self-consistently at each xi and at each time step. In other words, the equations are both time-and x-dependent. During the transient simulation, the initial condition of the DX traps varies at each grid point of a device and must be determined by the device bias history.
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In the calculation of the drain current, a two region Grebene-Ghandhi I-V model [lo] is utilized to manifest the current transients as a gate pulse or a drain pulse is applied. Intrinsic device capacitances are not taken into account in the model since the intrinsic device delay is in the picosecond range while the DX traps have a time constant of several micro-seconds. The mutual interation of the gate pulse and the drain pulse incurred current transients [3], [4] is complicated in a circuit level. The mixed mode feature of this approach enables us to correlate the fundamental physical effects with the circuit behavior directly. In our calculation, connections between individual HEMT devices are treated as nodes of circuit equations governed by the Kirchhoff current and voltage laws. The device and circuit equations are grouped separately in the present simulation and are iteratively solved until all of them are satisfied.
RESULTS AND DrscUssroNs
The doping concentration in the A1,Gal -,As layer of the simulated HEMT's is 1 X 10'' cmP3. The aluminum composition x is 0.3. The Schottky-barrier height on Alo.,Gao.7As is 1.0 eV. Parasitic source and drain resistances are chosen to be 1.0 Q p m . In a DCFL inverter, the AlGaAs thickness is 3!0 A in an enhancement type FET (E-FET) and 470 A in a depletion type FET (D-FET) including a 30 A undoped spacer each. All of the HEMT's in the SCFL inverter have an AlGaAs thickness of 340 A including a 30 A spacer. Fig. 1 shows the device I-V characteristics in an E-FET under the steadystate and the fast transient conditions. The steady-state characteristics is obtained with the DX traps always in thermal equilibrium. The transient result is simulated with the DX traps held the same as their zero-bias (VGs = 0, VDs = 0) steady-state condition because the gate and the drain voltages vary rapidly. The channel electron concentration in the transient simulation is therefore different from that in the steady-state simulation under the same bias condition and so is the drain current. Another salient feature between the fast transient and the steady-state characteristics is the transconductance. Fig. 2 shows the steady-state transconductance and the high-frequency transconductance of the E-FET. The high-frequency transconductance is calculated by adding a small amount of the gate bias AVGs and the drain current is simulated at VGs + A V G S with no variation of the DX trap condition.
The result shows that the high-frequency transconductance can be significantly increased due to the presence of the DX traps especially at a large gate bias. This feature is consistent with the experimental result in [ll] . Fig. 6 . The amount of logic threshold voltage shift is only about 15 mV in comparison with 190 mV in the DCFL inverter. The inherent advantage of the SCFL inverters with respect to the immunity from the slow transient effects can be explained as follows; In a SCFL inverter, as the input switches from a low voltage to a high voltage, the transistor Q3 serves as a current source with a current Z3 (referring to the inset of Fig. 5 ). Since Q3 is always operated in the saturation region, the electron occupation of the DX traps in the pinch-off region of Q3 is insensitive to the change of the drain bias. Consequently, the transient current AZ, due to the variation of the DX traps is minimal during the switching. The voltage at the drain of Q1 is approximately fixed at -Z3R1 in the transient while the DX traps in Q1 have not reached their equilibrium condition. Similarly, Q5 and Q7 are also always operated in the saturation region. The same argument applies to them as well. In other words, the DX trap conditions in Q5 and Q7 do not have a noticeable change during the switching. As a result, the output voltage of the SCFL inverter does not exhibit an undershoot. The voltage at the drain of Q3, however, varies to react to the change of the DX traps occupation in Q1 during the transient.
Since the DX trap concentration in the AlGaAs layer is related to aluminum composition, the dependence of the logic threshold voltage shift on aluminum composition x in the DCFL and SCFL inverters is shown in Fig. 7 . The maximum voltage shift in the DCFL inverter is about 210 mV at x = 0.28 and the maximum value in the SCFL inverter is ten times lower. In order to study the influence Fig. 8 the logic threshold voltage shift of the SCFL is still significantly lower than that of a DCFL inverter. As a conclusion, our study shows that the SCFL inverter is inherently immune from the DX trap incurred slow transient problems due to its particular operational principle. The pulse width variation observed in a string of the DCFL inverters is expected to be much improved in the SCFL circuits even with aluminum composition x 2 0.2. The feasibility of choosing a higher aluminum content in the SCFL lends itself an advantage to achieve better quantum confinement of two-dimensional electrons and thus better device performance.
